

## ABSTRACT:

Sub  
Fig. 5

A data processing circuit is switchable between operation in a cache mode and a cache bypass mode. In the cache bypass mode the power supply to a cache memory is switched off to reduce power consumption.

5 Fig.

PHNL000215